

Microprocessor Supervisory Circuits

ADM690-ADM695

FEATURES

Superior Upgrade for MAX690-MAX695 Specified Over Temperature Low Power Consumption (5 mW) Precision Voltage Monitor Reset Assertion Down to 1 V V_{CC} Low Switch On-Resistance 1.5 Ω Normal, 20 Ω in Backup High Current Drive (100 mA) Watchdog Timer—100 ms, 1.6 s, or Adjustable 600 nA Standby Current Automatic Battery Backup Power Switching Extremely Fast Gating of Chip Enable Signals (5 ns) Voltage Monitor for Power Fail APPLICATIONS

APPLICATIONS Microprocessor Systems Computers Controllers Intelligent Instruments Automotive Systems

GENERAL DESCRIPTION

The ADM690–ADM695 family of supervisory circuits offers complete single chip solutions for power supply monitoring and battery control functions in microprocessor systems. These functions include μ P reset, backup battery switchover, watchdog timer, CMOS RAM write protection, and power failure warning. The complete family provides a variety of configurations to satisfy most microprocessor system requirements.

The ADM690, ADM692 and ADM694 are available in 8-pin DIP packages and provide:

- 1. Power-on reset output during power-up, power-down and brownout conditions. The \overrightarrow{RESET} output remains operational with V_{CC} as low as 1 V.
- 2. Battery backup switching for CMOS RAM, CMOS microprocessor or other low power logic.
- 3. A reset pulse if the optional watchdog timer has not been toggled within a specified time.
- 4. A 1.3 V threshold detector for power fail warning, low battery detection, or to monitor a power supply other than +5 V.

The ADM691, ADM693 and ADM695 are available in 16-pin DIP and small outline packages and provide three additional functions.

- 1. Write protection of CMOS RAM or EEPROM.
- 2. Adjustable reset and watchdog timeout periods.
- 3. Separate watchdog timeout, backup battery switchover, and low $V_{\rm CC}$ status outputs.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



The ADM690–ADM695 family is fabricated using an advanced epitaxial CMOS process combining low power consumption (5 mW), extremely fast Chip Enable gating (5 ns) and high reliability. RESET assertion is guaranteed with V_{CC} as low as 1 V. In addition, the power switching circuitry is designed for minimal voltage drop thereby permitting increased output current drive of up to 100 mA without the need for an external pass transistor.

$\label{eq:ADM690-ADM695-SPECIFICATIONS} \begin{array}{l} (V_{cc} = Full \mbox{ Operating Range, } V_{BATT} = +2.8 \mbox{ V, } T_A = T_{MIN} \mbox{ to } T_{MAX} \mbox{ unless otherwise noted} \end{array}$

Parameter	Min	Тур	Max	Units	Test Conditions/Comments
BATTERY BACKUP SWITCHING					
V _{CC} Operating Voltage Range ADM690, ADM691, ADM694, ADM695 ADM692, ADM693	4.75 4.5		5.5 5.5	V V	
V _{BATT} Operating Voltage Range ADM690, ADM691, ADM694, ADM695 ADM692, ADM693 V _{OUT} Output Voltage	2.0 2.0 V _{CC} - 0.05	V _{CC} - 0.025	4.25 4.0	V V V	I _{OUT} = 1 mA
V _{OUT} in Battery Backup Mode Supply Current (Excludes I _{OUT}) Supply Current in Battery Backup Mode Battery Standby Current	V _{CC} – 0.5 V _{BATT} – 0.05	$\begin{array}{l} V_{CC} - 0.25 \\ V_{BATT} - 0.02 \\ 1 \\ 0.6 \end{array}$	1.95 1	V V mA µA	$I_{OUT} \le 100 \text{ mA}$ $I_{OUT} = 250 \mu\text{A}, V_{CC} < V_{BATT} - 0.2 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $V_{CC} = 0 \text{ V}, V_{BATT} = 2.8 \text{ V}$ $5.5 \text{ V} > V_{CC} > V_{PATT} + 0.2 \text{ V}$
(+ = Discharge, - = Charge)	-0.1 -1.0		+0.02 +0.02	μA μA	$T_A = +25^{\circ}C$
Battery Switchover Threshold V _{CC} - V _{BATT} Battery Switchover Hysteresis		70 50 20		mV mV mV	Power Up Power Down
BATT ON Output Voltage BATT ON Output Short Circuit Current	0.5	35	0.3 25	V mA	$I_{SINK} = 3.2 \text{ mA}$ BATT ON = $V_{OUT} = 4.5 \text{ V}$ Sink Current BATT ON = 0 V Source Current
DESET AND WATCHDOC TIMED	0.0	1	20	- pa 1	
Reset Voltage Threshold ADM690, ADM691, ADM694, ADM695	4.5	4.65	4.73	v	
ADM692, ADM693 Reset Threshold Hysteresis	4.25	4.4 40	4.48	V mV	
Reset Timeout Delay					
ADM690, ADM691, ADM692, ADM693	35	50	70	ms	OSC SEL = HIGH, $V_{CC} = 5 \text{ V}$, $T_A = +25^{\circ}\text{C}$
Watchdog Timeout Period Internal Oscillator	140	200	2 25	s s	Long Period $V_{CC} = 5 \text{ V}$, $T_A = +25^{\circ}\text{C}$
Waterlang Timeout Period, Internal Openator	70	100	140	ms	Short Period, $V_{CC} = 5 \text{ V}$, $T_A = +25^{\circ}\text{C}$
Watchdog Timeout Period, External Clock	3840 768		4097 1025	Cycles Cycles	Long Period Short Period
Minimum WDI Input Pulse Width $\overline{\text{RESET}}$ Output Voltage @ V _{CC} = +1 V	50	4	200	ns mV	$V_{IL} = 0.4, V_{IH} = 3.5 V$ Istor = 10 µA. $V_{CC} = 1 V$
RESET, LOW LINE Output Voltage	0.5	-	0.4	V	$I_{SINK} = 1.6 \text{ mA}, V_{CC} = 4.25 \text{ V}$
RESET, WDO Output Voltage	3.5		0.4	V V	$I_{\text{SOURCE}} = 1 \ \mu\text{A}, \ v_{\text{CC}} = 5 \ v$ $I_{\text{SINK}} = 1.6 \ \text{mA}, \ v_{\text{CC}} = 5 \ \text{V}$
Output Short Circuit Source Current	3.5 1	3	25	V μA	$I_{SOURCE} = 1 \ \mu A, \ V_{CC} = 4.25 \ V$
WDI Input Threshold		25		mA	$V_{\rm CC} = 5 \ V^1$
Logic Low Logic High	3.5		0.8		
WDI Input Current	-50	20 -15	50	μΑ μΑ	$ WDI = V_{OUT}, T_A = +25^{\circ}C \\ WDI = 0 V, T_A = +25^{\circ}C $
POWER FAIL DETECTOR					
PFI Input Threshold	1.25	1.3	1.35	V	$V_{CC} = +5 V$
PFI Input Current	-25	± 0.01	+25	nA	
PFO Output Voltage	3.5		0.4		$I_{\text{SINK}} = 3.2 \text{ mA}$
PFO Short Circuit Source Current PFO Short Circuit Sink Current	1	3 25	25	ν μA mA	$PFI = Low, PFO = 0 V$ $PFI = High, PFO = V_{OUT}$
CHIP ENABLE GATING					
\overline{CE}_{IN} Threshold	3.0		0.8	V V	V _{IL} V _{IH}
$\overline{\text{CE}}_{\text{IN}}$ Pull-Up Current		3		μΑ	
$\overline{\text{CE}}_{\text{OUT}}$ Output Voltage	V 1 F		0.4	V	$I_{SINK} = 3.2 \text{ mA}$
	$v_{OUT} - 1.5$ $V_{OUT} - 0.05$			V	$I_{\text{SOURCE}} = 3.0 \text{ mA}$ $I_{\text{SOURCE}} = 1 \mu \text{A}, V_{CC} = 0 \text{ V}$
CE Propagation Delay		5	9	ns	500RCE

ADM690-ADM695

Package Option

N-8

Q-8

Q-8

N-16

R-16

Q-16

Q-16

N-8

Q-8

Q-8

N-16

R-16

Q-16

Q-16

N-8

Q-8

Q-8

N-16

R-16

Q-16

Q-16

Parameter	Min	Тур	Max	Units	Test Conditions/Comments
OSCILLATOR					
OSC IN Input Current		± 2		μA	
OSC SEL Input Pull-Up Current		5		μA	
OSC IN Frequency Range	0		250	kHz	OSC SEL = 0 V
OSC IN Frequency with External Capacitor		4		kHz	OSC SEL = 0 V, $C_{OSC} = 47 \text{ pF}$

Model

ADM690AN

ADM690AQ

ADM690SQ

ADM691AN ADM691AR

ADM691AQ

ADM691SQ

ADM692AN

ADM692AQ

ADM692SQ

ADM693AN

ADM693AR

ADM693AQ

ADM693SQ

ADM694AN

ADM694AQ

ADM694SQ

ADM695AN

ADM695AR ADM695AQ

ADM695SQ

NOTE

 1 WDI is a three level input which is internally biased to 38% of V_{CC} and has an input impedance of approximately 125 k Ω .

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

(T_A = $+25^{\circ}C$ unless otherwise noted)

$\mathbf{V} = \mathbf{O} \mathbf{V} \mathbf{I} \mathbf{I} \mathbf{I}$
$v_{\rm CC}$
V_{BATT} 0.3 V to +6 V
All Other Inputs
Input Current
V _{CC} 200 mA
V _{BATT} 50 mA
GND
Digital Output Current
Power Dissipation, N-8 DIP
θ _{IA} Thermal Impedance 120°C/W
Power Dissipation, Q-8 DIP
θ _{IA} Thermal Impedance 125°C/W
Power Dissipation, N-16 DIP
θ _{JA} Thermal Impedance 135°C/W
Power Dissipation, Q-16 DIP 600 mW
θ_{JA} Thermal Impedance 100°C/W
Power Dissipation, R-16 SOIC
θ _{JA} Thermal Impedance 110°C/W
Operating Temperature Range
Industrial (A Version)40°C to +85°C
Extended (S Version)55°C to +125°C
Lead Temperature (Soldering, 10 secs) +300°C
Vapor Phase (60 secs)
Infrared (15 secs) +220°C
Storage Temperature Range65°C to +150°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADM690-ADM695 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ORDERING	GUIDE
----------	-------

Temperature Range

 -40° C to $+85^{\circ}$ C

 -40° C to $+85^{\circ}$ C

 -40° C to $+85^{\circ}$ C

 $-40^{\circ}C$ to $+85^{\circ}C$

 -40° C to $+85^{\circ}$ C

 -40° C to $+85^{\circ}$ C

 -40° C to $+85^{\circ}$ C

-55°C to +125°C

-40°C to +85°C

 -40° C to $+85^{\circ}$ C

 $-40^{\circ}C$ to $+85^{\circ}C$

-55°C to +125°C

-40°C to +85°C

-40°C to +85°C

-40°C to +85°C

 -40° C to $+85^{\circ}$ C

 -40° C to $+85^{\circ}$ C

-55°C to +125°C

-55°C to +125°C

-55°C to +125°C

-55°C to +125°C

ADM690-ADM695

Mnemonic	Function
V _{CC}	Power Supply Input: +5 V Nominal.
VBATT	Backup Battery Input. Connect to Ground if a backup battery is not used.
V _{OUT}	Output Voltage, V_{CC} or V_{BATT} is internally switched to V_{OUT} depending on which is at the highest potential. V_{OUT} can supply up to 100 mA to power CMOS RAM. Connect V_{OUT} to V_{CC} if V_{OUT} and V_{BATT} are not used.
GND	0 V. Ground reference for all signals.
RESET	Logic Output. $\overline{\text{RESET}}$ goes low if 1. V_{CC} falls below the Reset Threshold 2. V_{CC} falls below V_{BATT} 3. The watchdog timer is not serviced within its timeout period.
	The reset threshold is typically 4.65 V for the ADM690/ADM691/ADM694/ADM695 and 4.4 V for the ADM692 and ADM693. RESET remains low for 50 ms (ADM690/ADM691/ADM692/ADM693) or 200 ms (ADM694/ADM695) after V_{CC} returns above the threshold. RESET also goes low for 50 (200) ms if the watchdog timer is enabled but not serviced within its timeout period. The RESET pulse width can be adjusted on the ADM691/ADM693/ADM693 as shown in Table I. The RESET output has an internal 3 μ A pull up, and can either connect to an open collector Reset bus or directly drive a CMOS gate without an external pull-up resistor.
WDI	Watchdog Input. WDI is a three level input. If WDI remains either high or low for longer than the watchdog timeout period, RESET pulses low and WDO goes low. The timer resets with each transition on the WDI line. The watchdog timer may be disabled if WDI is left floating or is driven to midsupply.
PFI	Power Fail Input. PFI is the noninverting input to the Power Fail Comparator when PFI is less than 1.3 V, \overline{PFO} goes low. Connect PFI to GND or V _{OUT} when not used.
PFO	Power Fail Output. \overline{PFO} is the output of the Power Fail Comparator. It goes low when PFI is less than 1.3 V. The comparator is turned off and \overline{PFO} goes low when V _{CC} is below V _{BATT} .
\overline{CE}_{IN}	Logic Input. The input to the $\overline{\text{CE}}$ gating circuit. Connect to GND or V _{OUT} if not used.
\overline{CE}_{OUT}	Logic Output. \overline{CE}_{OUT} is a gated version of the \overline{CE}_{IN} signal. \overline{CE}_{OUT} tracks \overline{CE}_{IN} when V_{CC} is above the reset threshold, \overline{CE}_{OUT} is forced high. See Figures 5 and 6.
BATT ON	Logic Output. BATT ON goes high when V_{OUT} is internally switched to the V_{BATT} input. It goes low when V_{OUT} is internally switched to V_{CC} . The output typically sinks 35 mA and can directly drive the base of an external PNP transistor to increase the output current above the 100 mA rating of V_{OUT} .
LOW LINE	Logic Output. $\overline{LOW LINE}$ goes low when V_{CC} falls below the reset threshold. It returns high as soon as V_{CC} rises above the reset threshold.
RESET	Logic Output. RESET is an active high output. It is the inverse of $\overline{\text{RESET}}$.
OSC SEL	Logic Oscillator Select Input. When OSC SEL is unconnected (floating) or driven high, the internal oscillator sets the reset active time and watchdog timeout period. When OSC SEL is low, the external oscillator input, OSC IN, is enabled. OSC SEL has a 3μ A internal pull up, (see Table I).
OSC IN	Oscillator Logic Input. With OSC SEL low, OSC IN can be driven by an external clock signal or an external capacitor can be connected between OSC IN and GND. This sets both the reset active pulse timing and the watch- dog timeout period (see Table I and Figure 4). With OSC SEL high or floating, the internal oscillator is enabled and the reset active time is fixed at 50 ms typ. (ADM691/ADM693) or 200 ms typ (ADM695). In this mode the OSC IN pin selects between fast (100 ms) and slow (1.6 s) watchdog timeout periods. In both modes, the timeout period immediately after a reset is 1.6 s typical.
WDO	Logic Output. The Watchdog Output, \overline{WDO} , goes low if WDI remains either high or low for longer than the watchdog timeout period. \overline{WDO} is set high by the next transition at WDI. If WDI is unconnected or at midsupply, the watchdog timer is disabled and \overline{WDO} remains high. \overline{WDO} also goes high when $\overline{LOW \ LINE}$ goes low.

PIN FUNCTION DESCRIPTION

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Pin Plastic DIP (N-8)



16-Lead Plastic DIP (N-16)



8-Pin Cerdip (Q-8)

